Modeling of electrical behavior of undoped symmetric Double-Gate (DG) MOSFET using carrier-based approach

Abstract

Purpose This study aims to develop a compact analytical models for undoped symmetric double-gate MOSFET based on carrier approach. Double-Gate (DG) MOSFET is a newly emerging device that can potentially further scale down CMOS technology owing to its excellent control of short channel effects, ideal subthreshold slope and free dopant-associated fluctuation effects. DG MOSFET is of two types: the symmetric DG MOSFET with two gates of identical work functions and asymmetric DG MOSFET with two gates of different work functions. To fully exploit the benefits of DG MOSFETs, the body of DG MOSFETs is usually undoped because the undoped body greatly reduces source and drain junction capacitances, which enhances the switching speed. Highly accurate and compact models, which are at the same time computationally efficient, are required for proper modeling of DG MOSFETs. Design/methodology/approach This paper presents a carrier-based approach to develop a compact analytical model for the channel potential, threshold voltage and drain current of a long channel undoped symmetric DG MOSFETs. The formulation starts from a solution of the 2-D Poisson’s equation in which mobile charge term has been included. The 2-D Poisson’s equation in rectangular coordinate system has been solved by splitting the total potential into long-channel (1-D Poisson’s equation) and short-channel components (remnant 2-D differential equation) in accordance to the device physics. The analytical model of the channel potential has been derived using Boltzmann’s statistics and carrier-based approach. Findings It is shown that the metal gate suppresses the center potential more than the poly gate. The threshold voltage increases with increasing metal work function. The results of the proposed models have been validated against the Technology Computer Aided Design simulation results with close agreement. Originality/value Compact Analytical models for undoped symmetric double gate MOSFETs.

A fractional-order equivalent model for characterizing the interelectrode capacitance of MOSFETs

“…To validate this hypothesis, the semiconductor physical model of the interelectrode capacitance is transformed into an equivalent fractional-order model first according to the mathematical operation relation of Riemann-Liouville fractional calculus and the exponential form semiconductor physical model. Then, Silvaco TCAD simulator is exploited to design NMOS devices with different drain doping concentrations (Singh, 2019;Kelsall et al, 1994;Theron and Plessis, 1994;Goel et al, 2016;Rawat et al, 2014aRawat et al, , 2014b, and ATLAS AC small signal simulation tool is adopted to obtain the C-V characteristic data of the devices. According to the data obtained in simulation, a differential evolution (DE)-based offline scheme is adopted then to identify the parameters of the proposed fractional-order equivalent model.…”

New digital background calibration method for pipelined ADCs

“…Operational amplifier is the most power-hungry block in conventional analog-to-digital converters (ADCs) (Malekzadeh et al , 2018; Scanlan et al , 2017). Nowadays, the intrinsic gain of operational amplifier is reduced by scaling down of complementary metal oxide semiconductor (CMOS) technology (Pan, 1993; Singh, 2019; Batwani et al , 2009). For low-power design of pipelined ADCs, a traditional high-gain amplifier is replaced by the low-gain amplifier at a cost of conversion errors in ADC outputs (Maloberti, 2007; Noori et al , 2016).…”