Moebius circuit

Jeong, MyeongGyu; Nakura, Toru; Ikeda, Makoto; Asada, Kunihiro

doi:10.1145/1531542.1531587

Proceedings of the 19th ACM Great Lakes Symposium on VLSI 2009

DOI: 10.1145/1531542.1531587

|View full text |Cite

Moebius circuit

MyeongGyu Jeong

Toru Nakura

Makoto Ikeda

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2009

2015

Publication Types

Select...

Other5

Relationship

Self Cite2

Independent3

Authors

Journals

Cited by 8 publications

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Self-synchronous circuit designs, SSFPGA and SSRSA for low voltage autonomous control and tamper resistivity

Ikeda

2013

2013 IEEE 10th International Conference on ASIC

View full text Add to dashboard Cite

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Moebius circuit

Cited by 8 publications

References 2 publications

Self-synchronous circuit designs, SSFPGA and SSRSA for low voltage autonomous control and tamper resistivity

Self-synchronous circuit designs, SSFPGA and SSRSA for low voltage autonomous control and tamper resistivity

Design and optimization of asynchronous circuits with gate-level pipelining

Self Synchronous Circuits for Error Robust Operation in Sub-100nm Processes

Contact Info

Product

Resources

About