2015 IEEE International Reliability Physics Symposium 2015
DOI: 10.1109/irps.2015.7112730
|View full text |Cite
|
Sign up to set email alerts
|

Multi-cell soft errors at the 16-nm FinFET technology node

Abstract: Abstract-Soft error performance of 16-nm designs fabricated using a commercial bulk C evaluated using heavy-ions. Results included variations show that multi-cell upsets dominate Dual-port SRAM has higher cross-section SRAM but did not have any multi-cell upset a direction. TCAD simulations showing the perturbation in the electric parameters as a fu LET support the experimental data.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2015
2015
2024
2024

Publication Types

Select...
3
3
1

Relationship

0
7

Authors

Journals

citations
Cited by 13 publications
(2 citation statements)
references
References 7 publications
0
2
0
Order By: Relevance
“…In fact, the factor of 5 accounts for the cross section curve of a recent bulk FinFET SRAM, as shown in Fig. 11, where our expression ( 12) is compared with experimental data reported in [29]. For comparison, the authors of the present study converted the original SEU cross sections given in the reference into the event cross sections, taking into account the multi-cell upset (MCU) multiplicity, which is also given in the article referred to.…”
Section: A Validity Of the Hypothesismentioning
confidence: 99%
“…In fact, the factor of 5 accounts for the cross section curve of a recent bulk FinFET SRAM, as shown in Fig. 11, where our expression ( 12) is compared with experimental data reported in [29]. For comparison, the authors of the present study converted the original SEU cross sections given in the reference into the event cross sections, taking into account the multi-cell upset (MCU) multiplicity, which is also given in the article referred to.…”
Section: A Validity Of the Hypothesismentioning
confidence: 99%
“…The phenomenon of a radiation-induced strike affecting multiple transistors has been studied to some extent in [11], [12], [13] for planar MOSFETs but has not been understood to the same extent in FinFETs. Some studies with respect to FinFETs are performed in [14], [15] and they report that multiple cell upsets do occur in FinFET based SRAMs. Further, bulk FinFET based designs are reported to have higher soft error rate than that of SOI based designs [16].…”
Section: Introductionmentioning
confidence: 99%