Proceedings of 27th Asilomar Conference on Signals, Systems and Computers
DOI: 10.1109/acssc.1993.342632
|View full text |Cite
|
Sign up to set email alerts
|

Multi-rate bandpass filter bank implemented in QRNS complex arithmetic using parallel multiple DSP chips or ASICs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(3 citation statements)
references
References 14 publications
0
3
0
Order By: Relevance
“…The implementation of the FIR filters in RNS has been covered in earlier papers [1][2][3][4][5][6][7][8][9][10][11][12][13][14]. Here we will concentrate on the implementation of the complex heterodyne signal that is required to make the FIR filter tunable [25].…”
Section: Implementation Of the Complex Heterodyne Filter In Mrnsmentioning
confidence: 99%
See 2 more Smart Citations
“…The implementation of the FIR filters in RNS has been covered in earlier papers [1][2][3][4][5][6][7][8][9][10][11][12][13][14]. Here we will concentrate on the implementation of the complex heterodyne signal that is required to make the FIR filter tunable [25].…”
Section: Implementation Of the Complex Heterodyne Filter In Mrnsmentioning
confidence: 99%
“…Then u(n) is heterodyned at the negative double frequency (i.e. : multiplied by (13,32), the sixth power of the 8 th root of one) to generate the signal v(n). Then v(n) is filtered by the same FIR filter H(z) to produce w(n).…”
Section: Implementation Of the Complex Heterodyne Filter In Mrnsmentioning
confidence: 99%
See 1 more Smart Citation