2019
DOI: 10.1088/1674-1056/28/8/088502
|View full text |Cite
|
Sign up to set email alerts
|

Negative gate bias stress effects on conduction and low frequency noise characteristics in p-type poly-Si thin-film transistors*

Abstract: The instability of p-channel low-temperature polycrystalline silicon thin film transistors (poly-Si TFTs) is investigated under negative gate bias stress (NBS) in this work. Firstly, a series of negative bias stress experiments is performed, the significant degradation behaviors in current–voltage characteristics are observed. As the stress voltage decreases from −25 V to −37 V, the threshold voltage and the sub-threshold swing each show a continuous shift, which is induced by gate oxide trapped charges or int… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2022
2022

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 38 publications
0
1
0
Order By: Relevance
“…[4] In addition to the electrical performance of the asfabricated poly-Si TFTs, degradation behavior and the corresponding degradation mechanisms under various kinds of bias stress should be well understood before the optimal design of poly-Si TFTs and TFT-based circuits. Stress conditions, such as positive gate bias stress, negative gate bias stress (NBS), and hot-carrier (HC) effect, could all result into degradation in TFTs' electrical characteristics, but the typical degradation phenomena obviously differ, exhibiting positive [5] and negative shift of the transfer curves [6][7][8] and decreased on-state current (I on ) with unaffected subthreshold characteristics, [9] respectively.…”
Section: Introductionmentioning
confidence: 99%
“…[4] In addition to the electrical performance of the asfabricated poly-Si TFTs, degradation behavior and the corresponding degradation mechanisms under various kinds of bias stress should be well understood before the optimal design of poly-Si TFTs and TFT-based circuits. Stress conditions, such as positive gate bias stress, negative gate bias stress (NBS), and hot-carrier (HC) effect, could all result into degradation in TFTs' electrical characteristics, but the typical degradation phenomena obviously differ, exhibiting positive [5] and negative shift of the transfer curves [6][7][8] and decreased on-state current (I on ) with unaffected subthreshold characteristics, [9] respectively.…”
Section: Introductionmentioning
confidence: 99%