2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) 2017
DOI: 10.1109/iccad.2017.8203792
|View full text |Cite
|
Sign up to set email alerts
|

NEMESIS: A software approach for computing in presence of soft errors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
10
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
6
2
1

Relationship

0
9

Authors

Journals

citations
Cited by 22 publications
(10 citation statements)
references
References 21 publications
0
10
0
Order By: Relevance
“…The NEMESIS technique introduced by [26] is a duplication with recovery technique. It replicates instructions and checks the results of memory write operations and branches' direction.…”
Section: A Review Of System-level Soft Error Mitigation Techniquesmentioning
confidence: 99%
“…The NEMESIS technique introduced by [26] is a duplication with recovery technique. It replicates instructions and checks the results of memory write operations and branches' direction.…”
Section: A Review Of System-level Soft Error Mitigation Techniquesmentioning
confidence: 99%
“…S-SWIFT-R [17] is a flexible version of SWIFT that selects different register subsets from the microprocessor register file to be duplicated. NEMESIS [10] also detects soft errors at the compiler level. To reduce the detection overhead, it checks the results, rather than the operands, of instructions.…”
Section: Related Workmentioning
confidence: 99%
“…An SDC is hazardous because it corrupts the execution result of a program without any explicit behaviour. The instruction duplication mechanism [9][10][11], prediction-based mechanism [12,13], and assertion-based mechanism [14,15] are three types of mechanisms for the detection of SDC at the software level. Via the instruction duplication mechanism, instructions are duplicated and their results are compared to detect SDC.…”
Section: Introductionmentioning
confidence: 99%
“…LABS also consists of an automated methodology to integrate fault tolerant structures into the speciic part of the design that needs to be protected, as deined by the hardware-based fault tolerant techniques. Similar to today's compilers, which can automatically add software-based fault tolerant techniques to target code to detect and recover from errors [15], LABS, realized as compiler passes in the FIRRTL hardware compiler framework, can automatically integrate hardware-based fault tolerant techniques into the circuit design, helping circuit designers evaluate their design defense against physical attacks readily without manual modiications.…”
Section: Introductionmentioning
confidence: 99%