Network Time Synchronization: A Full Hardware Approach

Juan, J.; Viejo, J.; Bellido, M.J.

doi:10.1007/978-3-642-36157-9_23

Cited by 1 publication

(2 citation statements)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Later on, the authors started working in a more flexible and general purpose modular hardware architecture for NTP client and server development. An overview of the new architecture is introduced in the summary of a conference's invited talk in [25], together with some preliminary performance estimations derived from early, functionally-incomplete prototypes.…”

Section: Previous Workmentioning

confidence: 99%

“…In the latter, the P&CI handles the initial configuration of the system and network communications, by means of various Internet protocols, using the MAC controller as the lower-level network interface. The NTP server core architecture is based on the general NTP server architecture proposed in [25]. Both the synchronization module and the P&CI borrow some ideas and characteristics from some of the modules in the NTP client prototypes in [22,23].…”

Section: Ntp Server Core Overviewmentioning

confidence: 99%

See 1 more Smart Citation

High-Performance Time Server Core for FPGA System-on-Chip

et al. 2019

Self Cite

View full text Add to dashboard Cite

This paper presents the complete design and implementation of a low-cost, low-footprint, network time protocol server core for field programmable gate arrays. The core uses a carefully designed modular architecture, which is fully implemented in hardware using digital circuits and systems. Most remarkable novelties introduced are a hardware-optimized timekeeping algorithm implementation, and a full-hardware protocol stack and automatic network configuration. As a result, the core is able to achieve similar accuracy and performance to typical high-performance network time protocol server equipment. The core uses a standard global positioning system receiver as time reference, has a small footprint and can easily fit in a low-range field-programmable chip, greatly scaling down from previous system-on-chip time synchronization systems. Accuracy and performance results show that the core can serve hundreds of thousands of network time clients with negligible accuracy degradation, in contrast to state-of-the-art high-performance time server equipment. Therefore, this core provides a valuable time server solution for a wide range of emerging embedded and distributed network applications such as the Internet of Things and the smart grid, at a fraction of the cost and footprint of current discrete and embedded solutions.

show abstract

Section: Previous Workmentioning

confidence: 99%

Section: Ntp Server Core Overviewmentioning

confidence: 99%