NoC-Based Multiprocessor Architecture for Mixed-Time-Criticality Applications

Goossens, Kees; Koedam, Martijn; Nelson, Andrew T.; Sinha, Shubhendu; Goossens, Sven; Li, Yonghui; Breaban, Gabriela; Kampenhout, Reinier van; Tavakoli, Rasool; Valencia, Juan; Balef, Hadi Ahmadi; Åkesson, Benny; Stuijk, Sander; Geilen, Marc; Goswami, Dip; Nabi, Majid

doi:10.1007/978-94-017-7358-4_17-1

Handbook of Hardware/Software Codesign 2016

DOI: 10.1007/978-94-017-7358-4_17-1

|View full text |Cite

NoC-Based Multiprocessor Architecture for Mixed-Time-Criticality Applications

Kees Goossens¹,

Martijn Koedam²,

Andrew T. Nelson³

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2019

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 42 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Correct-by-Construction Parallelization of Hard Real-Time Avionics Applications on Off-the-Shelf Predictable Hardware

Didier

Potop-Butucaru

Iooss

et al. 2019

ACM Trans. Archit. Code Optim.

View full text Add to dashboard Cite

We present the first end-to-end modeling and compilation flow to parallelize hard real-time control applications while fully guaranteeing the respect of real-time requirements on off-the-shelf hardware. It scales to thousands of dataflow nodes and has been validated on two production avionics applications. Unlike classical optimizing compilation, it takes as input non-functional requirements (real time, resource limits). To enforce these requirements, the compiler follows a static resource allocation strategy, from coarse-grain tasks communicating over an interconnection network all the way to individual variables and memory accesses. It controls timing interferences resulting from mapping decisions in a precise, safe, and scalable way. CCS Concepts: • Computer systems organization → Multicore architectures; • Software and its engineering → Real-time systems software; Data flow languages; Compilers;

show abstract

Correct-by-Construction Parallelization of Hard Real-Time Avionics Applications on Off-the-Shelf Predictable Hardware

Didier

Potop-Butucaru

Iooss

et al. 2019

ACM Trans. Archit. Code Optim.

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

NoC-Based Multiprocessor Architecture for Mixed-Time-Criticality Applications

Cited by 1 publication

References 42 publications

Correct-by-Construction Parallelization of Hard Real-Time Avionics Applications on Off-the-Shelf Predictable Hardware

Correct-by-Construction Parallelization of Hard Real-Time Avionics Applications on Off-the-Shelf Predictable Hardware

Contact Info

Product

Resources

About