2006 IEEE International Symposium on Electromagnetic Compatibility, 2006. EMC 2006. 2006
DOI: 10.1109/isemc.2006.1706283
|View full text |Cite
|
Sign up to set email alerts
|

Novel design technique for reducing common-mode current on wire harness connected to ECUs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2007
2007
2010
2010

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(4 citation statements)
references
References 7 publications
0
4
0
Order By: Relevance
“…Several studies on common-mode noise generation mechanism and its reduction method have been reported [1]- [3]. We have also studied an evaluation system comprised of ECU and wiring harnesses that are not connected directly to the ground plane, and reported that common-mode noise can be minimized by appropriately controlling the circuit pattern and component impedances [4].…”
Section: Common Mode Noise Reduction Techniquementioning
confidence: 98%
“…Several studies on common-mode noise generation mechanism and its reduction method have been reported [1]- [3]. We have also studied an evaluation system comprised of ECU and wiring harnesses that are not connected directly to the ground plane, and reported that common-mode noise can be minimized by appropriately controlling the circuit pattern and component impedances [4].…”
Section: Common Mode Noise Reduction Techniquementioning
confidence: 98%
“…Vss terminal was connected by one of the cable and the other cable connected Vcc terminal. By (2) For investigating Vcc and Vss fluctuation in phase, 180deg four port hybrid balun model HYB-3 (R&K) was applied as shown in Fig.9. This balun provides us Vector-sum of two 50ohm input signal in wide frequency range (5 to 1000MHz) with low insertion loss (about 4dB).…”
Section: Vcc and Vss Fluctuation Separated Evaluationmentioning
confidence: 99%
“…The amount of fluctuations is depending on the EMI characteristics of CPUs and the layout design of the PCB. A solution to minimize the common mode voltage for typical CPUs is the symmetrical design spending same areas for Vcc and Vss and another solutions are also available when satisfying the balancing condition [1][2] [3].…”
Section: Vcc Gndmentioning
confidence: 99%
See 1 more Smart Citation