2014
DOI: 10.1016/j.jisa.2014.09.007
|View full text |Cite
|
Sign up to set email alerts
|

On the physical robustness of RF on-chip nanostructured security

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
4
0

Year Published

2017
2017
2024
2024

Publication Types

Select...
3
1
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(4 citation statements)
references
References 18 publications
0
4
0
Order By: Relevance
“…Then, we generated the model signals by using (6) with the extracted m and ω 0 parameters. Finally, the model generated signals are also compared among them to calculate the sensitivity of analytical model (6). The signals' similarities (CS and CC max ) are calculated by using (1) for FD signals and using (2) for TD signals as discussed in Section II.…”
Section: A C-folded Uni-scatterer Tags (Classical Design)mentioning
confidence: 99%
See 2 more Smart Citations
“…Then, we generated the model signals by using (6) with the extracted m and ω 0 parameters. Finally, the model generated signals are also compared among them to calculate the sensitivity of analytical model (6). The signals' similarities (CS and CC max ) are calculated by using (1) for FD signals and using (2) for TD signals as discussed in Section II.…”
Section: A C-folded Uni-scatterer Tags (Classical Design)mentioning
confidence: 99%
“…From the windowed signals [ Fig. 9(b) and (c)], ω 0 and m are extracted to generate a model signal from the analytical model (6). Subsequently, a fitting comparison between the windowed FD signal and the model (6) generated signal is shown in Fig.…”
Section: B C-folded Quad-scatterers Tags (Optimized Design)mentioning
confidence: 99%
See 1 more Smart Citation
“…Some protocols are proposed to improve its security level [6]. Physical attributes of back-scattered signals from the RFID tags can be used for authentication applications [7][8][9][10][11][12][13][14][15]. However, this functionality leads to additional blocks in the ASIC implementation, which increases the power consumption, reduces the reading distance, and significantly increases the final cost of the application.…”
Section: Introductionmentioning
confidence: 99%