On the Susceptibility of SRAM-Based FPGA Routing Network to Delay Changes Induced by Ionizing Radiation

Darvishi, Mostafa; Audet, Yves; Blaquiere, Yves; Thibeault, Claude; Pichette, Simon

doi:10.1109/tns.2019.2898894

Cited by 7 publications

(4 citation statements)

References 39 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Fig. 1 shows the topology of a CLB and interconnect (INT) tiles in Xilinx 7-Series APSoCs [3], [5]. In this scheme, the planar SM has an injective mapping where each input node on the right side is connected to only one node on its left side.…”

Section: A Logic and Interconnect Tiles Resourcesmentioning

confidence: 99%

“…It is noted that these interconnects are not valid for the PS side cause it is made of the multi-core microcontroller cores with dedicated interconnection network for itself and is out of the focus in this paper. Interconnects linking the Wilton SMs are categorized as follows [3], [5]:…”

Section: B Interconnect Types Available In 7-series Fpgasmentioning

confidence: 99%

“…• SINGLE (1L): unidirectional interconnects that span 1 CLB; Wilton SM (outgoing from planar SM); some of them also span 1 CLB; • BOUNCEIN: short internal Wilton SM interconnects at some input nodes used to bounce signal; • PINBOUNCE: short internal Wilton SM interconnects at some output nodes used to bounce signal; • HVCCGNDOUT: GND and VCC interconnects to link Wilton SM nodes to logic '0' or logic '1', respectively. TableI provides the number of each interconnect's type connected to a Wilton SM [3,5]. Four out of a total of 24 OUTBOUND interconnects span only one CLB, while the other rests link planar SMs to the Wilton SMs (* in Table I).…”

Section: B Interconnect Types Available In 7-series Fpgasmentioning

confidence: 99%

See 2 more Smart Citations

Optimum Reconfiguration of Routing Interconnection Network in APSoC Fabrics

Darvishi¹

2020

Preprint

Self Cite

View full text Add to dashboard Cite

This paper presents an automated algorithm for optimum configuration of routing interconnection network in Xilinx Zynq-7000 All programmable system-on-chip (APSoC) fabrics. A method to configure circuits with optimum routing resources is presented along with their performance parameters with and without the proposed algorithm. The proposed algorithm enables full control over routing resources for using different interconnection types in order to create routing-based circuit-undertest. The algorithm proposes the routing techniques through the 2-D array of switch matrices inside the interconnection network and automatically identifies the involved programmable interconnection points associated with a node. An experimental setup is proposed to measure the performance parameters such as slack time and power with and without the applied algorithm on the APSoC routing resources. The proposed setup requires no external equipment such as manufactured equipments or external instruments for performance measurement.

show abstract

Section: A Logic and Interconnect Tiles Resourcesmentioning

confidence: 99%

Section: B Interconnect Types Available In 7-series Fpgasmentioning

confidence: 99%

Section: B Interconnect Types Available In 7-series Fpgasmentioning

confidence: 99%

See 1 more Smart Citation

Optimum Reconfiguration of Routing Interconnection Network in APSoC Fabrics

Darvishi¹

2020

Preprint

Self Cite

View full text Add to dashboard Cite

show abstract

“…Further, “when a source node wants to transfer the data to the sink node, it (source node) collects the position of the sink node and directly transfers the data to the ring structure without passing it to multiple neighbours.” 3,33–35 This mechanism might reduce the overhead of data transmission 36–39 . Further, based on the sink movement, the ring structure can be altered; therefore it is applicable for time‐sensitive application 40–43 …”

Section: Introductionmentioning

confidence: 99%

Energy conserving ring cluster‐based routing protocol for wireless sensor network: A hybrid based model

Sumesh¹,

Maheswaran

2021

Int J Numerical Modelling

View full text Add to dashboard Cite

The recent advancement in WSNs has drawn its attentive toward number of researchers as it is supportive to the wide range of applications. During the routing mechanism in WSN, the tiny sensors powered with batteries can be expired soon. Number of solutions have been proceeded so far to resolve this issue, and the ring routing protocol is one among them. The ring routing protocol is an energy‐proficient mobile sink routing protocol that can be easily accessible and configures based on the virtual ring composition. Moreover, ring routing is a hierarchical routing protocol with a mobile sink in WSN that uses greedy geographic routing. In this research work, an energy‐aware ring routing protocol is developed based on the defined multi‐objective. Initially, the ring is constructed with a pre‐defined radius and the normal nodes now send data to the sink node via the constructed ring structure. More particularly, the nodes near the sink deplete faster than the other nodes and introduce overhead in terms of “energy consumption and packet delays.” When a ring node tends to exhaust, then its neighbor switches its role automatically, and this selection of the normal node as the ring node is accomplished optimally on the basis of the defined multi‐objectives like energy italicEn, distance between the ring node and the regular node disring‐reg and distance between network centers to regular node normalΔdisitalicNC−ring. As optimization has a key role in selecting the neighbors as the ring nodes, a new optimization model referred to as Moth Integrated Firefly Algorithm (MIFA) is introduced in this research work. The performance of the proposed model is compared over other conventional models with respect to throughput, energy dissipation, and transmission delay as well.

show abstract