2012 International Conference on Devices, Circuits and Systems (ICDCS) 2012
DOI: 10.1109/icdcsyst.2012.6188657
|View full text |Cite
|
Sign up to set email alerts
|

Optimal implementation of UART-SPI Interface in SoC

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
4
0

Year Published

2013
2013
2023
2023

Publication Types

Select...
7
2
1

Relationship

0
10

Authors

Journals

citations
Cited by 24 publications
(5 citation statements)
references
References 2 publications
0
4
0
Order By: Relevance
“…The high accuracy of data communication is guaranteed by following three methods [10]: Two-level Synchronization, Frame-by-frame Calibration and Middle-Sampling. As shown in Fig.…”
Section: Sequence Control Modulementioning
confidence: 99%
“…The high accuracy of data communication is guaranteed by following three methods [10]: Two-level Synchronization, Frame-by-frame Calibration and Middle-Sampling. As shown in Fig.…”
Section: Sequence Control Modulementioning
confidence: 99%
“…While the reliability of wireless signal is always the problem standing on the road that prevent the development of the LTE system [4] . One of the biggest reason is the errors in primitive transfer, so this article imposes a method to solve this problem by UART [5] (universal asynchronous receiver/transmitter) and DMA [5] (Direct Memory Access).…”
Section: Introductionmentioning
confidence: 99%
“…al. [7] this paper details the design and implementation of SoC's DART-SPI Interface. The DART-SPI interface provides usage for the universal asynchronous receiver/transmitter (DART) to serial peripheral interface (SPI).…”
Section: Dr Garima Bandhawarkar Wakhle Et Al [4]mentioning
confidence: 99%