2004
DOI: 10.1007/978-3-540-30117-2_87
|View full text |Cite
|
Sign up to set email alerts
|

Optimal Routing-Conscious Dynamic Placement for Reconfigurable Devices

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
17
0

Year Published

2004
2004
2010
2010

Publication Types

Select...
3
3
2

Relationship

2
6

Authors

Journals

citations
Cited by 17 publications
(17 citation statements)
references
References 4 publications
0
17
0
Order By: Relevance
“…However, due to the presence of a configuration cache, the rF could switch very quickly (order of tens of clock cycles) between a limited number of CUs. Other approaches target devices that are quickly partially reconfigurable by examining online scheduling and placement techniques [6] [7]. Here, multiple CUs are scheduled dynamically onto the rF, possibly even observing quality-of-service constraints.…”
Section: Introductionmentioning
confidence: 99%
“…However, due to the presence of a configuration cache, the rF could switch very quickly (order of tens of clock cycles) between a limited number of CUs. Other approaches target devices that are quickly partially reconfigurable by examining online scheduling and placement techniques [6] [7]. Here, multiple CUs are scheduled dynamically onto the rF, possibly even observing quality-of-service constraints.…”
Section: Introductionmentioning
confidence: 99%
“…It requires run-time loadable modules that are typically pre-compiled and stored as bitstreams, which will then be used to reconfigure the device, i.e., allocate space for the subsequent execution the module. Several models and algorithms for on-line placement have been developed in the past, see e.g., [7,8,6]. However, these algorithms are limited by two main factors.…”
Section: Introductionmentioning
confidence: 99%
“…One possible application for which the average distance is minimized is in the allocation of jobs to nodes in a supercomputer [1][2][3][4][5]. Another possible application is in VLSI layout, where the objective is to cluster nearby components of a circuit on a chip [6]. This class of problems is general enough to model physical problems, where one seeks the lowest-energy state of a set of particles having pairwise attractive or repulsive forces.…”
Section: Introductionmentioning
confidence: 99%