2005 12th IEEE International Conference on Electronics, Circuits and Systems 2005
DOI: 10.1109/icecs.2005.4633484
|View full text |Cite
|
Sign up to set email alerts
|

Optimization of a fractional-N frequency synthesizer with a VHDL-AMS description using the "experience plan" method

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2019
2019
2019
2019

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 2 publications
0
0
0
Order By: Relevance