2006
DOI: 10.1002/pssa.200565384
|View full text |Cite
|
Sign up to set email alerts
|

Optimization of AlGaN/GaN HEMTs for high frequency operation

Abstract: In this paper, the structure and processing of AlGaN/GaN high electron mobility transistors have been optimized for maximum small signal gain at high frequencies. The effect of the gate resistance, gate-to-drain capacitance and output conductance on the power gain cut-off frequency, f max , of the devices has been experimentally studied. The reduction of the gate width allowed a 4-fold decrease in gate resistance which resulted in almost a 100% increase in f max . To minimize C gd , Γ-shape gates have been pro… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
23
0

Year Published

2006
2006
2021
2021

Publication Types

Select...
7
1

Relationship

1
7

Authors

Journals

citations
Cited by 39 publications
(23 citation statements)
references
References 2 publications
0
23
0
Order By: Relevance
“…The large FWHM of the thick GaN buffer layer integrates both the effect of the GaN channel layer and the mosaicity induced by the grown dislocations [11,12]. The measured rocking curves of the u À 2q scans are compared for different reflections.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…The large FWHM of the thick GaN buffer layer integrates both the effect of the GaN channel layer and the mosaicity induced by the grown dislocations [11,12]. The measured rocking curves of the u À 2q scans are compared for different reflections.…”
Section: Resultsmentioning
confidence: 99%
“…One of the reported device performance increments is due to the use of an ultrathin layer of In x Ga 1Àx N at GaN buffer [11,12]. With the inserting of an ultrathin In x Ga 1Àx N layer, the conduction band of the GaN buffer is raised with respect to the GaN channel in order to increase the confinement of the electrons.…”
Section: Introductionmentioning
confidence: 99%
“…This is mainly due to the smaller gate resistance (R g ) of the double-deck gate geometry for the plasma-exposed device compared to that of the conventional single-deck gate geometry [28]- [30]. The equation for f max is in (2) below, which clearly indicates that the main factor for governing f max is R g rather than the associated capacitances.…”
mentioning
confidence: 99%
“…One promising method for achieving higher power handling is the augmentation of channel carrier density, and this approach has been investigated extensively, primarily through the design of novel epitaxial structures [1,2] and improvement of crystalline quality. An alternative approach is to extend the forward gate bias swing, which would cause carrier accumulation in the two-dimensional electron gas (2DEG) channel and thereby achieve higher maximum drain current density.…”
mentioning
confidence: 99%