2018
DOI: 10.1016/j.mejo.2018.01.011
|View full text |Cite
|
Sign up to set email alerts
|

Optimization of the thermal reliability of a four-tier die-stacked SiP structure using finite element analysis and the Taguchi method

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 13 publications
(3 citation statements)
references
References 16 publications
0
3
0
Order By: Relevance
“…Chen studied the thermo-mechanical reliability of the RF SiP module based on an LTCC substrate, as shown in Figure 21b, focusing on the reliability of the heat reflow process, the operating state, and fatigue of second-level solder joints [78]. Tang used the FEM model to simulate the thermal stress distribution in the stacked die of a four-tier die-stacked SiP during thermal cycling, and the Taguchi method was used for optimal design [79]. Hsieh conducted a simulation on RF impedance matching, power integrity, and thermal distribution with a complete Wi-Fi SiP module [80].…”
Section: Current Status Of Reliability Research On Multi-field Coupli...mentioning
confidence: 99%
“…Chen studied the thermo-mechanical reliability of the RF SiP module based on an LTCC substrate, as shown in Figure 21b, focusing on the reliability of the heat reflow process, the operating state, and fatigue of second-level solder joints [78]. Tang used the FEM model to simulate the thermal stress distribution in the stacked die of a four-tier die-stacked SiP during thermal cycling, and the Taguchi method was used for optimal design [79]. Hsieh conducted a simulation on RF impedance matching, power integrity, and thermal distribution with a complete Wi-Fi SiP module [80].…”
Section: Current Status Of Reliability Research On Multi-field Coupli...mentioning
confidence: 99%
“…In the SiP system, there will be numerous integrated chips, which means numerous heat sources. The thermal reliability of SiPs can be increased through logical layout and optimization at the two-dimensional plane or height level [ 96 ]. The best outcome, using the optimization of dual-hot spots as an example, is to be able to logically arrange the two heat-generating chips so that the heat dispersion between each layer is very consistent.…”
Section: Sip Reliability Optimization Solutionmentioning
confidence: 99%
“…When compared to the 3D FOWLP and 3D stacked IC package, the FC-FOWLP demonstrates the lowest thermal resistance across all the components. In [5], an orthogonal experiment was conducted to investigate the reliability of a four-tier die-stacked SiP structure. Through optimal design, it was possible to reduce maximum thermal stress by more than 21.2%.…”
Section: Introductionmentioning
confidence: 99%