Optimized LSB Matching Steganography Based on Fisher Information

Sun, Yi; Niu, Danmei; Tang, Guangming; Gao, Zhanzhan

doi:10.4304/jmm.7.4.295-302

Cited by 11 publications

(7 citation statements)

References 21 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Sun et al in demonstrated how the security of LSB embedding could be improved on the basis of Fisher information. Their experiments adopted receiver operating characteristic curves to evaluate the security improvement of their embedding against the traditional LSB.…”

Section: Related Workmentioning

confidence: 99%

A high‐capacity and secure least significant bit embedding approach based on word and letter frequencies

Alshayeji

Al-Roomi

Abed

2016

Security Comm Networks

View full text Add to dashboard Cite

In this paper, we propose a novel least significant bit embedding approach that capitalizes on the skewed distribution of letter and word frequencies to achieve higher image capacity, quality, and security. We initially conduct a study that involves all of the character frequencies using a data set of 14.245 billion characters. Huffman coding for each character is generated on the basis of its probability of occurrence. Furthermore, the top 100 000 most frequent words are transformed into a smaller ciphertext that has a lower cost. Our work demonstrates that recognizing characters and words on the basis of their frequency patterns and prioritizing them accordingly has a greater prospect of reducing the overall cost of embedding. The proposed scheme significantly outperforms Lempel-Ziv-Welch compression with an average of 45% fewer embedded bits. Moreover, the image quality is improved by a mean peak signal-to-noise ratio value of 6.9%. The proposed method also establishes a security embedding by proposing a novel shuffling algorithm.

show abstract

Section: Related Workmentioning

confidence: 99%

A high‐capacity and secure least significant bit embedding approach based on word and letter frequencies

Alshayeji

Al-Roomi

Abed

2016

Security Comm Networks

View full text Add to dashboard Cite

show abstract

“…The second set addresses the larger benchmarks, and we will discuss the impact of hardware compiler optimizations on the delay. All benchmarks used by the experiments are compiled for the Xilinx Virtex5 (XC5VLX110T) FPGAs [17]. In this FPGA, the DSP block is called DSP48E whose total number is 64, and the number of LUT is 69120 and the number of the input of the LUT is 6.…”

Section: B Algorithm Descriptionmentioning

confidence: 99%

Rapid FPGA-based Delay Estimation for the Hardware/Software Partitioning

Xiao-xia¹,

Zhang

et al. 2013

JNW

View full text Add to dashboard Cite

To aid in the hardware/software partitioning of the reconfigurable computing systems, it is necessary to conduct fast and accurate FPGA-based delay estimations before the partitioning. Most previous works predict the delay by adopting a high-level delay estimation based on empirical formulae. In such method, the empirical formulae are often obtained by a regression analysis on the real values reported by the synthesis and place-and-route tools of FPGAs. With alternative properties of tools or different FPGA devices, the empirical formulae need to be re-analyzed and decided. However, it is time-consuming due to inevitably repeated running synthesis and place-and-route tasks, which results in slow estimation and always beyond the tolerance of the estimation time. To address this problem, we present an improved high-level delay-estimation method in this article. We derived theory formulae called increasing formulae for HLL (High Level Language) operations from the basic idea of the hardware circuit design. These increasing formulae can be fit for most FPGAs. Combining the proposed formulae, the paper proposes a rapid estimation algorithm also. And the algorithm can obtain hardware delay of different hardware versions, thus reduces the number of times of running the time-consuming tasks greatly. Experimental results show that our method can achieve error within 2.69% for virtex-5 FPGA, compared with the real values.

show abstract

“…Currently, there are no steganography techniques designed for digital television. Furthermore, similar implementations are limited to the use of audio [6] and images [7,8] as cover media. The most important related works consist of academic articles on watermaking (similar to steganography with the important difference that the data to be concealed is related to the cover file).…”

Section: Introductionmentioning

confidence: 99%

A Novel Steganography Technique for SDTV-H.264/AVC Encoded Video

Laura

Pajuelo

Kemper

2016

International Journal of Digital Multimedia Broadcasting

View full text Add to dashboard Cite

Today, eavesdropping is becoming a common issue in the rapidly growing digital network and has foreseen the need for secret communication channels embedded in digital media. In this paper, a novel steganography technique designed for Standard Definition Digital Television (SDTV) H.264/AVC encoded video sequences is presented. The algorithm introduced here makes use of the compression properties of the Context Adaptive Variable Length Coding (CAVLC) entropy encoder to achieve a low complexity and real-time inserting method. The chosen scheme hides the private message directly in the H.264/AVC bit stream by modifying the AC frequency quantized residual luminance coefficients of intrapredicted I-frames. In order to avoid error propagation in adjacent blocks, an interlaced embedding strategy is applied. Likewise, the steganography technique proposed allows self-detection of the hidden message at the target destination. The code source was implemented by mixing MATLAB 2010 b and Java development environments. Finally, experimental results have been assessed through objective and subjective quality measures and reveal that less visible artifacts are produced with the technique proposed by reaching PSNR values above 40.0 dB and an embedding bit rate average per secret communication channel of 425 bits/sec. This exemplifies that steganography is affordable in digital television.

show abstract

Optimized LSB Matching Steganography Based on Fisher Information

Cited by 11 publications

References 21 publications

A high‐capacity and secure least significant bit embedding approach based on word and letter frequencies

A high‐capacity and secure least significant bit embedding approach based on word and letter frequencies

Rapid FPGA-based Delay Estimation for the Hardware/Software Partitioning

A Novel Steganography Technique for SDTV-H.264/AVC Encoded Video

Contact Info

Product

Resources

About