Optimizing frequency compensation in chopper offset-stabilized amplifiers with symmetrical RC notch filters

Stanescu, C.; Dinca, Cristian; Sevcenco, Andrei; Iacob, Radu

doi:10.1109/smicnd.2015.7355197

Cited by 3 publications

(1 citation statement)

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Chopper architectures use a clock signal, at least two chopping blocks and a low-pass or a notch filter [13], to surpass the V OS . The design requires a multipath approach [14], with one path, called "null", which gives the offset voltage, e n , CMRR and PSRR, and another called "main", which establishes the overall phase margin and the bandwidth.…”

Section: Introductionmentioning

confidence: 99%

Offset Voltage Reduction in Two-Stage Folded-Cascode Operational Amplifier Using High-Precision Source Degeneration

Stancu,

Neacsu,

Ionescu

et al. 2023

Electronics

Self Cite

View full text Add to dashboard Cite

The demand for CMOS precision operational amplifiers for critical applications has continuously increased over time due to higher accuracy and sensitivity requirements. Trimming or chopper architectures are advanced solutions that reduce the offset voltage and improve the circuit’s parameters, but the complexity and the increased chip die size are serious downsides. An efficient solution is a source degeneration configuration to control the transistor’s current-mirror transconductance, which impacts the offset voltage, with cost savings and a die area reduction also obtained. This paper focuses on designing and implementing such an approach in a two-stage folded-cascode operational amplifier. State-of-the-art thin-film resistors that use silicon–chromium as the metallic alloy were implemented to reduce mismatch variations between these passive components. Distinct methods that control the offset voltage parameter are also discussed and established. A comparison between the offset voltage standard deviation obtained using different types of resistors and that achieved with the innovative high-precision resistors was also carried out. The source degeneration’s impact on the common-mode rejection ratio, power supply rejection ratio, bandwidth and phase margin was also analyzed, and a comparison between the proposed design and the classical one was performed. The process variation’s influence on the circuit functionality was studied. A pre-layout ±1.273 mV maximum offset voltage at T = 27 °C was achieved using vector/array notations for the amplifier with the best overall performance. Post-layout simulations that included parasitic effects were performed, with a ±1.254 mV maximum offset voltage reached at room temperature.

show abstract

Section: Introductionmentioning

confidence: 99%