APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems 2006
DOI: 10.1109/apccas.2006.342165
|View full text |Cite
|
Sign up to set email alerts
|

Optimizing High Speed Flip-Flop Using Genetic Algorithm

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
7
0

Year Published

2012
2012
2024
2024

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(7 citation statements)
references
References 4 publications
0
7
0
Order By: Relevance
“…Results from experiments of ACO and GA on four digital circuits of different complexity imply that both ACO and GA produce approximately optimized results, with ACO performing slightly better than GA. GA is used nowadays frequently for optimization of circuits [5][6][7], and it has been found For buffer chain, NAND gate and full adder, ACO and GA results are nearly equal. In smaller fundamental logic circuits (e.g.…”
Section: Discussionmentioning
confidence: 99%
See 4 more Smart Citations
“…Results from experiments of ACO and GA on four digital circuits of different complexity imply that both ACO and GA produce approximately optimized results, with ACO performing slightly better than GA. GA is used nowadays frequently for optimization of circuits [5][6][7], and it has been found For buffer chain, NAND gate and full adder, ACO and GA results are nearly equal. In smaller fundamental logic circuits (e.g.…”
Section: Discussionmentioning
confidence: 99%
“…In [5] also, NAND gate is optimized using Monte Carlo and GA to minimize the objective function (7). In this work, same objective function is minimized.…”
Section: Three Input Nand Gatementioning
confidence: 99%
See 3 more Smart Citations