2005
DOI: 10.1016/j.microrel.2004.11.054
|View full text |Cite
|
Sign up to set email alerts
|

Optimizing the hot carrier reliability of N-LDMOS transistor arrays

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
22
0

Year Published

2005
2005
2014
2014

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 34 publications
(22 citation statements)
references
References 3 publications
0
22
0
Order By: Relevance
“…This variation affects the RF performances. According to the literature [14][15][16], the degradation cause for RF N-LDMOS technology is attributed to hot electron-induced interface state generation [16][17][18]. May be state interface Si/SiO 2 between drain and gate are responsible of this phenomenon.…”
Section: Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…This variation affects the RF performances. According to the literature [14][15][16], the degradation cause for RF N-LDMOS technology is attributed to hot electron-induced interface state generation [16][17][18]. May be state interface Si/SiO 2 between drain and gate are responsible of this phenomenon.…”
Section: Resultsmentioning
confidence: 99%
“…9, using physical simulation software (Silvaco-Atlas, 2D). This strong electric field causes the generation of charge states at the silicon-oxide interface [21,22]. Since the N-LDMOS is used in these conditions, where drain is biased with high voltage simultaneously with thermal excitation make easy the current flow.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…The proposed degradation mechanism, consists of hot carrier generating interface states (traps) and trapped electron charge which results in a build up of negative charge at the Si-SiO 2 interface as explained in [9]. The location of this charge is likely to be in the vicinity of the intersection of the impact ionization with the Si-SiO 2 interface.…”
Section: Testmentioning
confidence: 99%
“…7, using physical simulation software (Silvaco-Atlas, 2D). This strong electric field causes the generation of charge states at the silicon-oxide interface [9,16]. Since the LDMOS is used in these conditions, where drain is biased with high voltage simultaneously with thermal excitation due to thermal cycling and shock (making easy the current flow), these two factors translated the correlation of thermal and electrical stresses [17].…”
Section: Testmentioning
confidence: 99%