Proceedings of the 2018 Morning Workshop on in-Network Computing 2018
DOI: 10.1145/3229591.3229593
|View full text |Cite
|
Sign up to set email alerts
|

P4cep

Abstract: In-network computing using programmable networking hardware is a strong trend in networking that promises to reduce latency and consumption of server resources through offloading to network elements (programmable switches and smart NICs). In particular, the data plane programming language P4 together with powerful P4 networking hardware has spawned projects offloading services into the network, e.g., consensus services or caching services. In this paper, we present a novel case for in-network computing, namely… Show more

Help me understand this report
View preprint versions

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
7
0
3

Year Published

2019
2019
2023
2023

Publication Types

Select...
6
1

Relationship

1
6

Authors

Journals

citations
Cited by 31 publications
(10 citation statements)
references
References 17 publications
0
7
0
3
Order By: Relevance
“…We see an emerging eld of new programmable network devices that allow for o oading computing from CPUs to the network, along with network programming languages such as P4. Early work on in-network CEP points to tremendous potential of in-network computing for this domain, but also reveals challenges due to limitations both in the programmable hardware as well as in the network programming language [77].…”
Section: Discussionmentioning
confidence: 99%
“…We see an emerging eld of new programmable network devices that allow for o oading computing from CPUs to the network, along with network programming languages such as P4. Early work on in-network CEP points to tremendous potential of in-network computing for this domain, but also reveals challenges due to limitations both in the programmable hardware as well as in the network programming language [77].…”
Section: Discussionmentioning
confidence: 99%
“…We investigate the execution of stateful dataflow operators within the in-network computing space first. Due to limitations on switch-ASIC resources, several designs propose approximation (Jepsen et al, 2018), careful estimation (Gupta et al, 2018), or finite state machines (Kohler et al, 2018) for evaluating stateful operators. In addition, the absence of general-purpose computing elements such as loops, floating point, and arithmetic operators support also hinders the ability to use fast switching hardware.…”
Section: Related Workmentioning
confidence: 99%
“…Specifically, programmable networking components such as programmable Smart NICs and high-speed switching ASICs, processors and FPGAs are recent additions to the data processing ecosystem as strategies to introduce new packet processing protocols and management with ease. In addition to packet processing, these programmable components are now considered an attractive alternative to running specific network services for use cases such as consensus, packet classification, and deploying microservices (Choi et al, 2020; Dang et al, 2020; Ibanez et al, 2021; Kohler et al, 2018). With significant data processing capabilities, these components can lay the ground for achieving latency requirements for interactive applications.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…On the contrary, micro bursts may not be important for a service flow if end-to-end latency is lower than for example 3ms. Although complex event processing in the data plane on application layer data has been previously explored [20], [21], this paper applies it to network telemetry data.…”
Section: Design and Implementationmentioning
confidence: 99%