2014
DOI: 10.1109/tns.2014.2305999
|View full text |Cite
|
Sign up to set email alerts
|

PADI, an Ultrafast Preamplifier - Discriminator ASIC for Time-of-Flight Measurements

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
35
0

Year Published

2016
2016
2023
2023

Publication Types

Select...
9
1

Relationship

1
9

Authors

Journals

citations
Cited by 56 publications
(35 citation statements)
references
References 8 publications
0
35
0
Order By: Relevance
“…The tolerance level for the optimal value of the bulk resistivity has been determined to be 20%. Last tests should be done with final PADI electronics [7] and free streaming CBM readout system before the mass production of BFTC detecting cells begins in 2018. Also, system aspects (especially cross-talk minimization) will be study during 2017-2018 for a few tens cell chess-board module based on ALICE ceramic R&D prototypes [8].…”
Section: Resultsmentioning
confidence: 99%
“…The tolerance level for the optimal value of the bulk resistivity has been determined to be 20%. Last tests should be done with final PADI electronics [7] and free streaming CBM readout system before the mass production of BFTC detecting cells begins in 2018. Also, system aspects (especially cross-talk minimization) will be study during 2017-2018 for a few tens cell chess-board module based on ALICE ceramic R&D prototypes [8].…”
Section: Resultsmentioning
confidence: 99%
“…The signals delivered by RPC2013 prototype were processed by a new front-end electronics (FEE), called PADI8 [1], developed within the CBM-TOF collaboration. For RPCRef an older version of PADI, called PADI3 [5], was used in the GSI experiment and PADI8 FEE in CERN SPS in-beam test. The digital conversion of the LVDS signals was performed by 32 channel FPGA based TDCs developed at GSI [6].…”
Section: Methodsmentioning
confidence: 99%
“…In order to perform fast time measurements, dedicated fast readout electronics were used: a PADI preamplifier/discriminator with ASIC chip [5] and a VME-based high-resolution Time-to-Digital Converter implemented in a Field Programmable Gate Array (VFTX2) [6]. Both devices are designed and developed at the GSI Experiment Electronic Department.…”
Section: Methodsmentioning
confidence: 99%