1997
DOI: 10.1109/71.584095
|View full text |Cite
|
Sign up to set email alerts
|

Parallel computer vision on a reconfigurable multiprocessor network

Abstract: A novel reconfigurable architecture based on a multiring multiprocessor network is described. The reconfigurability of the architecture is shown to result in a low network diameter and also a low degree of connectivity for each node in the network. The mathematical properties of the network topology and the hardware for the reconfiguration switch are described. Primitive parallel operations on the network topology are described and analyzed. The architecture is shown to contain 2D mesh topologies of varying si… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
7
0

Year Published

2001
2001
2016
2016

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 31 publications
(7 citation statements)
references
References 33 publications
0
7
0
Order By: Relevance
“…The related work mainly comes from the areas of pre-compiler transformation systems, parallel compilers, and algorithm design. The pre-compiler presented in this paper would be naturally portable to different types of network topology in high performance systems [2,5].…”
Section: Related Workmentioning
confidence: 99%
“…The related work mainly comes from the areas of pre-compiler transformation systems, parallel compilers, and algorithm design. The pre-compiler presented in this paper would be naturally portable to different types of network topology in high performance systems [2,5].…”
Section: Related Workmentioning
confidence: 99%
“…However, wormhole routing has attracted lots of interest for its low latency and less requirement of buffer storage. On the other hand, for purposes of scalability, a reconfigurable multiring network (RMRN) was proposed and developed [3][4][5]. This scheme is based on the ring topology and was shown to be far more scalable.…”
Section: Introductionmentioning
confidence: 99%
“…Speedup figures and frame rates are usually presented. As realized by much research, it is crucial that both the spatial-and temporal-domain decomposition are fully exploited and the eventual parallel algorithm matches the parallel architecture [21]- [23]. Therefore, it is the purpose of this research to investigate the effect of parallelizing computations and communications in the spatial, temporal, and both spatial-temporal domains through the study of frame rate, speedup, and implementation efficiency.…”
Section: Introductionmentioning
confidence: 99%