2007
DOI: 10.1007/978-3-540-74742-0_12
|View full text |Cite
|
Sign up to set email alerts
|

Parallelization Strategies for the Points of Interests Algorithm on the Cell Processor

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2011
2011
2017
2017

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 7 publications
(1 citation statement)
references
References 7 publications
0
1
0
Order By: Relevance
“…Cell Processor [64] and single instruction multiple data (SIMD) architecture [65]. In [66], a simpler floating-point format is used by customizing instructions on the Nios-II processor.…”
Section: Feature Detectionmentioning
confidence: 99%
“…Cell Processor [64] and single instruction multiple data (SIMD) architecture [65]. In [66], a simpler floating-point format is used by customizing instructions on the Nios-II processor.…”
Section: Feature Detectionmentioning
confidence: 99%