2012 IEEE 20th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems 2012
DOI: 10.1109/mascots.2012.57
|View full text |Cite
|
Sign up to set email alerts
|

PCM-Based Durable Write Cache for Fast Disk I/O

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
10
0

Year Published

2013
2013
2019
2019

Publication Types

Select...
6
3

Relationship

2
7

Authors

Journals

citations
Cited by 26 publications
(10 citation statements)
references
References 18 publications
0
10
0
Order By: Relevance
“…There are two kinds of research that aim to adopt PCM in future computer systems. One is using PCM as a block I/O device like SSD [34], [35], and the other is placing PCM in standard DIMM (dual in-line memory module) slots to use it as a byte-addressable medium [7], [14], [15], [16], [17], [23], [24], [25], [26]. For now, most research focuses on the byte-addressable interface because PCM is sufficiently fast and block I/O interfaces require additional software stack overhead during I/O operations.…”
Section: System Architecturementioning
confidence: 99%
“…There are two kinds of research that aim to adopt PCM in future computer systems. One is using PCM as a block I/O device like SSD [34], [35], and the other is placing PCM in standard DIMM (dual in-line memory module) slots to use it as a byte-addressable medium [7], [14], [15], [16], [17], [23], [24], [25], [26]. For now, most research focuses on the byte-addressable interface because PCM is sufficiently fast and block I/O interfaces require additional software stack overhead during I/O operations.…”
Section: System Architecturementioning
confidence: 99%
“…Zhang et al [14] proposed a server-side I/O orchestration mechanism to mitigate interference between multiple processes. Liu et al [24] researched a low level caching mechanism that optimizes the I/O pattern on hard disk drives. Different from these works, we address I/O contention issues using BB as an intermediate layer.…”
Section: I/o Contentionmentioning
confidence: 99%
“…PCRAM is the most mature technology [Research 2009]. It is used as a fast storage with small IO latency [Jantunen et al 2010;, as a cache layer between a main memory and a secondary storage [Liu et al 2012], or as disparate memory structure [Qureshi et al 2009]. STT-MRAM aims at directly replacing DRAM.…”
Section: Memory Device Technologiesmentioning
confidence: 99%