2022
DOI: 10.1007/978-981-19-1906-0_46
|View full text |Cite
|
Sign up to set email alerts
|

Performance Analysis of Array Multiplier Using Reversible Logic

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2023
2023

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 29 publications
0
1
0
Order By: Relevance
“…Every bit of the partial product is generated by multiplying each bit multiplicand with the one-bit multiplier. The Computation of partial product in array multiplier is in radix-2 method [12].…”
Section: Array Multipliermentioning
confidence: 99%
“…Every bit of the partial product is generated by multiplying each bit multiplicand with the one-bit multiplier. The Computation of partial product in array multiplier is in radix-2 method [12].…”
Section: Array Multipliermentioning
confidence: 99%