Distribution of phase end delay in corporate-fed phased arrays is examined. RMS phase errors versus scan angle are shown for digital phasers. Phaser bits should all b e located at each element. Delayer bits can b e also, but delayer loss, dispersion, temperature sensitivity, and size mitigate against using so many delayers. Alternative topologies, where delay bits are distributed in the corporate feed, are examined.