Abstract:Various metals with different galvanic potentials are used to fabricate the microelectronic circuits. One of the most commonly used processes during integrated circuit manufacturing is the tungsten via fill. To obtain maximum interconnect density with low via resistance requires that metal-via overlap is essentially zero. Zero overlap with litho variations and thus misalignment may result in unlanded vias. Since the vias are used to connect various metal levels, a large number of these cases may occur causing … Show more
Set email alert for when this publication receives citations?
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.