“…Similar to [25], defect statistics analysis is used to evaluate the probability P(f j ) = p j of occurrence of each fault, f j . This methodology, together with a set of tools, previously was used to investigate the testability of digital circuits by analysing the estimated testability of realistic faults according to the fault topology [23]. In this work, the fault extraction procedure is used to identify (and rank) the most likely realistic faults in analogue integrated circuits.…”