Pipeline Design of Transformation between Floating Point Numbers Based on IEEE754 Standard and 32-bit Integer Numbers

Hu, Zheng-wei; Dong-xing, Duan; Xie, Zongwu; Yang, Xing

doi:10.1109/iitsi.2009.27

Cited by 2 publications

(1 citation statement)

References 1 publication

Supporting

Mentioning

Contrasting

Order By: Relevance

“…According to the IEEE-754 standard, a 32-bit normalized single-precision floatingpoint number consists of one signal bit S, an 8-bit exponent E and a 23-bit mantissa T, which can be represented by Equation (1). Moreover, the range of normalized single-precision floating-point values is (−2 128 , −2 −126 ] ∪ [2 −126 , 2 128 ) [29,30].…”

Section: Preliminary Range Reductionmentioning

confidence: 99%

A Reconfigurable Hardware Architecture for Miscellaneous Floating-Point Transcendental Functions

Jin

et al. 2023

Electronics

View full text Add to dashboard Cite

Transcendental functions are an important part of algorithms in many fields. However, the hardware accelerators available today for transcendental functions typically only support one such function. Hardware accelerators that can support miscellaneous transcendent functions are a waste of hardware resources. In order to solve these problems, this paper proposes a reconfigurable hardware architecture for miscellaneous floating-point transcendental functions. The hardware architecture supports a variety of transcendental functions, including floating-point sine, cosine, arctangent, exponential and logarithmic functions. It adopts the method of a lookup table combined with a polynomial computation and reconfigurable technology to achieve the accuracy of two units of least precision (ulp) with 3.75 KB lookup tables and one core computing module. In addition, the hardware architecture uses retiming technology to realize the different operation times of each function. Experiments show that the hardware accelerators proposed can operate at a maximum frequency of 220 MHz. The full-load power consumption and areas are only 0.923 mW and 1.40×104μm2, which are reduced by 47.99% and 38.91%, respectively, compared with five separate superfunction hardware accelerators.

show abstract

Section: Preliminary Range Reductionmentioning

confidence: 99%