35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.
DOI: 10.1109/micro.2002.1176239
|View full text |Cite
|
Sign up to set email alerts
|

Pointer cache assisted prefetching

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
51
0

Publication Types

Select...
5
2
2

Relationship

0
9

Authors

Journals

citations
Cited by 60 publications
(52 citation statements)
references
References 21 publications
0
51
0
Order By: Relevance
“…Focusing on misses, these schemes target the subset of the future working set which is not currently cached. Dependence-following schemes [2,10] prefetch by following dependence chains through memory. While valuable, these techniques alone are of limited utility immediately after a migration, due to their serial progression.…”
Section: Background and Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…Focusing on misses, these schemes target the subset of the future working set which is not currently cached. Dependence-following schemes [2,10] prefetch by following dependence chains through memory. While valuable, these techniques alone are of limited utility immediately after a migration, due to their serial progression.…”
Section: Background and Related Workmentioning
confidence: 99%
“…Pointer, Pointer-chase: These capture active pointers and pointer traversals, respectively, by detecting when the data output of a load matches the address of a later memory access, similar to pointer-cache [10] and dependence- based [28] prefetching. Pointer tracks loaded values used as addresses without following them, while Pointer-chase replaces each entry with the target value when a load match is observed.…”
Section: Memory Loggermentioning
confidence: 99%
“…However, they are not available in commercial hardware today. Proposals include to either use hardware only pointer prefetchers [18,28], or to use hardware pointer prefetchers assisted by the software [16]. Examining some of these techniques for R can potentially minimize the number of cache misses due to pointer-chasing.…”
Section: Hardware Enhancements: Research Opportunitiesmentioning
confidence: 99%
“…Sair, et,al [1] survey several prefetchers, and introduce a method for classifying memory access behaviours in hardware: the branch access stream is matched against the behaviour specific table in parallel. We utilize such a similar technique in the listing the branches in the programming environment.…”
Section: Back Ground and Related Workmentioning
confidence: 99%