2014
DOI: 10.1109/jssc.2014.2361322
|View full text |Cite
|
Sign up to set email alerts
|

Polar Antenna Impedance Detection and Tuning for Efficiency Improvement in a 3G/4G CMOS Power Amplifier

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
5
0

Year Published

2014
2014
2021
2021

Publication Types

Select...
4
3
1

Relationship

1
7

Authors

Journals

citations
Cited by 31 publications
(5 citation statements)
references
References 12 publications
0
5
0
Order By: Relevance
“…The adaptive antenna impedance matching has two detection schemes: direct complex impedance detection and indirect power detection. Direct complex impedance detections [19], [20] are precise, yet their power-hungry hardware with bulky couplers are hardly affordable in the target ingestible applications. Indirect impedance power detections at the antenna are attractive to on-chip integration because of its low power consumption [16], [21].…”
Section: A Antenna-ic Interfacementioning
confidence: 99%
“…The adaptive antenna impedance matching has two detection schemes: direct complex impedance detection and indirect power detection. Direct complex impedance detections [19], [20] are precise, yet their power-hungry hardware with bulky couplers are hardly affordable in the target ingestible applications. Indirect impedance power detections at the antenna are attractive to on-chip integration because of its low power consumption [16], [21].…”
Section: A Antenna-ic Interfacementioning
confidence: 99%
“…The PA closed-loop architecture can be extended to realize vector antenna load detection [30]. Figure 2(a) summarizes this scheme, which linearizes PA by the selfcontained loop as well as detects the complex PA load (Z PA ) in a polar fashion.…”
Section: Enhancing Pa Robustness Against Antennamentioning
confidence: 99%
“…Such proportionally increased load ensures that the PA output maintains its maximum RF voltage swing and thus the optimum efficiency due to the load-line relationship. Figure 2(b) shows the simplified schematic of the PA closed-loop architecture with antenna load detection [30]. The phase detector and the comparator are composed of limiter and mixer, where the phase offset can be applied by changing DC offset.…”
Section: Enhancing Pa Robustness Against Antennamentioning
confidence: 99%
“…Traditional CMOS power amplifier is a double stage differential source-grounded amplifier with inductive load [8], [9], linearization methods have been utilized to enhance distribution and power efficiency [10], [11]. In the past decades, many power amplifiers has been proposed to enhance both power amplifier Power Back-off (PBO) efficiency and linearity.…”
Section: Introductionmentioning
confidence: 99%