2008 IEEE International Integrated Reliability Workshop Final Report 2008
DOI: 10.1109/irws.2008.4796085
|View full text |Cite
|
Sign up to set email alerts
|

Positive Bias Temperature Instability Effects in advanced High-k / Metal Gate NMOSFETs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
6
1

Year Published

2009
2009
2018
2018

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(7 citation statements)
references
References 4 publications
0
6
1
Order By: Relevance
“…The V t instability and the SILC formation in nFETs with SiO 2 /HfO 2 /metal gate stacks under positive-bias temperature (PBT) stress have been previously studied in some detail [1][2][3][4][5][6][7][8][9][10]. Both degradation phenomena have been related to electron trapping in bulk oxide defects and oxygen vacancies in the HfO 2 layer were proposed as one of the primary defects [1,2].…”
Section: Introductionmentioning
confidence: 99%
“…The V t instability and the SILC formation in nFETs with SiO 2 /HfO 2 /metal gate stacks under positive-bias temperature (PBT) stress have been previously studied in some detail [1][2][3][4][5][6][7][8][9][10]. Both degradation phenomena have been related to electron trapping in bulk oxide defects and oxygen vacancies in the HfO 2 layer were proposed as one of the primary defects [1,2].…”
Section: Introductionmentioning
confidence: 99%
“…1b. When measured with 1 ms delay, the time exponent declines as voltage increases [1], making it impossible for predicting the long term PBTI under real use conditions [14]. The apparent time exponent is close to a constant, when measurement delay is minimized to 3 µs .…”
Section: Introductionmentioning
confidence: 99%
“…geing has become a critical concern for CMOS technologies as scaling is reaching nano-scale regime [1][2][3][4][5][6][7][8]. Thorough examination and certification of reliable operation throughout the entire application lifetime is required during design.…”
Section: Introductionmentioning
confidence: 99%
See 2 more Smart Citations