Post Silicon Validation of Digital Radio Interfaces

Abstract

Today, a baseband processor b Femtocell domain of devices typically suppor interface. In an actual system, analog connected to these baseband SoCs which are f to antennas. Due to complexity of an analog extremely difficult to validate and debu interfaces. Additionally, this requires comp expensive hardware equipment to ensure corr this paper, we describe a hardware and softw that allows for low cost post silicon validatio interfaces using an FPGA. These techniques the desired post silicon functional coverage t quality of the designed SoC.