Proceedings of the 13th International Conference on Advances in Information Technology 2023
DOI: 10.1145/3628454.3631153
|View full text |Cite
|
Sign up to set email alerts
|

Power and Delay Efficient Hardware Implementation with ATPG for Vedic Multiplier Using Urdhva Tiryagbhyam Sutra

Anchit Arun,
Ananya Chakraborty,
Priyanka Dutta
et al.
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 10 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?