2010 12th Biennial Baltic Electronics Conference 2010
DOI: 10.1109/bec.2010.5631515
|View full text |Cite
|
Sign up to set email alerts
|

Power consumption of sequential CMOS circuits using Logic Pictures

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
3
0

Year Published

2010
2010
2015
2015

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 20 publications
0
3
0
Order By: Relevance
“…Clearly, designing more and more sophisticated systems and wireless devices requires constant development and compiling new methods used for designing digital systems able to save energy. Nowadays, the greatest importance is put on CMOS technology, in which optimization at the level of gates is not sufficient [1] - [4], but is required at each phase of the project including software development [5] - [9].…”
Section: Introductionmentioning
confidence: 99%
“…Clearly, designing more and more sophisticated systems and wireless devices requires constant development and compiling new methods used for designing digital systems able to save energy. Nowadays, the greatest importance is put on CMOS technology, in which optimization at the level of gates is not sufficient [1] - [4], but is required at each phase of the project including software development [5] - [9].…”
Section: Introductionmentioning
confidence: 99%
“…The main advantage of this method is that it is deterministic and the simulations required are much less time-consuming than exhaustive simulations. The logic picture concept was modified in [11] to calculate the average power consumption for sequential circuits. In [12], the method was generalized and extended to calculate the maximum power consumption for sequential circuits including all types of Flip-Flops and their internal nodes power consumption; it was also shown how the tool could be used for design space exploration to select the appropriate Flip-Flop that consumed less power.…”
Section: Introductionmentioning
confidence: 99%
“…In [12], the method was generalized and extended to calculate the maximum power consumption for sequential circuits including all types of Flip-Flops and their internal nodes power consumption; it was also shown how the tool could be used for design space exploration to select the appropriate Flip-Flop that consumed less power. While the method in [10][11][12] is accurate, it assumed that no propagation delay was associated with logic gates, i.e., zero-delay model.…”
Section: Introductionmentioning
confidence: 99%