2020
DOI: 10.1109/tcsii.2020.2998284
|View full text |Cite
|
Sign up to set email alerts
|

Power-Optimal Mapping of CNN Applications to Cloud-Based Multi-FPGA Platforms

Abstract: Multi-FPGA platforms like Amazon Web Services F1 are perfect to accelerate multi-kernel pipelined applications, like Convolutional Neural Networks (CNNs). To reduce energy consumption, we propose to upload at runtime the best poweroptimized CNN implementation for a given throughput constraint. Our design method gives the best number of parallel instances of each kernel, their allocation to the FPGAs, the number of powered-on FPGAs and their clock frequency. This is obtained by solving a mixed-integer, non-line… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
12
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
5
2

Relationship

1
6

Authors

Journals

citations
Cited by 10 publications
(12 citation statements)
references
References 7 publications
0
12
0
Order By: Relevance
“…(2) CNN (Convolution Neural Network) is a neural network structure algorithm based on a multilayer perceptron. CNN can effectively learn semantic features and has been successfully applied in various fields [ 19 ]. It is generally composed of three parts: an input layer, output layer, and hidden layer.…”
Section: Methodsmentioning
confidence: 99%
“…(2) CNN (Convolution Neural Network) is a neural network structure algorithm based on a multilayer perceptron. CNN can effectively learn semantic features and has been successfully applied in various fields [ 19 ]. It is generally composed of three parts: an input layer, output layer, and hidden layer.…”
Section: Methodsmentioning
confidence: 99%
“…The detailed power model is discussed in [3]. 1) Static power: includes the DDR static power, P DDRs , and the FPGA static power, P fs .…”
Section: Power Modelingmentioning
confidence: 99%
“…The dynamic power of FPGA f , P fd,f , depends on the number of CUs of each kernel allocated to it, n k,f , and scales with the clock frequency. The detailed equation for the calculation of the DDR dynamic power is discussed in [3].…”
Section: Power Modelingmentioning
confidence: 99%
See 2 more Smart Citations