Proceedings of the 2007 International Symposium on Low Power Electronics and Design 2007
DOI: 10.1145/1283780.1283802
|View full text |Cite
|
Sign up to set email alerts
|

Power optimal MTCMOS repeater insertion for global buses

Abstract: This paper addresses the problem of power-optimal repeater insertion for global buses in the presence of crosstalk noise. MTCMOS technique by inserting high-V th sleep transistors to reduce the leakage power consumption in the idle mode is used. We simultaneously calculate the repeater sizes, repeater distances, and the size of the sleep transistors to minimize the power dissipation. The effect of crosstalk coupling capacitance on propagation delay and (switching and short circuit) power dissipation is conside… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
8
0

Year Published

2010
2010
2023
2023

Publication Types

Select...
3
1
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(8 citation statements)
references
References 21 publications
(27 reference statements)
0
8
0
Order By: Relevance
“…Assume that after buffer insertion, the bus interconnect is divided into N segments, each of which has a length of l. By adopting the optimization method in Ref. 8 and the values of parameters from the 40-nm CMOS technology, the optimum length l opt of interconnect between every two repeaters is 1095 μm. When low threshold voltage (LVT) transistors with minimum channel length (L = 40 nm) are used, the optimum width of the NMOS transistor in the repeaters is 21 μm.…”
Section: Optimization Of Bus Coding Systemsmentioning
confidence: 99%
See 2 more Smart Citations
“…Assume that after buffer insertion, the bus interconnect is divided into N segments, each of which has a length of l. By adopting the optimization method in Ref. 8 and the values of parameters from the 40-nm CMOS technology, the optimum length l opt of interconnect between every two repeaters is 1095 μm. When low threshold voltage (LVT) transistors with minimum channel length (L = 40 nm) are used, the optimum width of the NMOS transistor in the repeaters is 21 μm.…”
Section: Optimization Of Bus Coding Systemsmentioning
confidence: 99%
“…[6][7][8][9] By inserting repeaters along a long wire, each segment of the divided interconnect is strongly driven by the inserted buffers. [6][7][8][9] By inserting repeaters along a long wire, each segment of the divided interconnect is strongly driven by the inserted buffers.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…The global interconnects carry signals for longer distances in a larger integrated circuit. The delay of global interconnects is increased quadratically with the wire length due to the higher resistance and capacitance [264] - [268]. Furthermore, global interconnects suffer from serious signal integrity issues caused by resistive voltage drops and crosstalk noise [154] - [157], [165], [167] - [173].…”
Section: Crosstalk Noise Aware Bus Coding With Low-leakage Mtcmos Repmentioning
confidence: 99%
“…Similar to the resistive voltage drop issue, crosstalk noise also causes longer propagation delay, higher power consumption, and degraded noise margin in nanoscale CMOS integrated circuits. Repeater insertion is the most commonly used technique to deal with speed degradation and signal integrity issues in global interconnects [165], [169], [170], [265] - [268]. The delay of a highly resistive interconnect is reduced if the interconnect is divided into shorter wire segments that are driven by repeaters [265] - [268].…”
Section: Crosstalk Noise Aware Bus Coding With Low-leakage Mtcmos Repmentioning
confidence: 99%