2004
DOI: 10.1117/12.570353
|View full text |Cite
|
Sign up to set email alerts
|

Practical LEEPL masks for sub-65-nm node

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2005
2005
2005
2005

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 0 publications
0
1
0
Order By: Relevance
“…For fabrication of single-membrane masks, we adopt a 'wafer-flow process, 9 in which stencil pattern is formed first, and the membrane is formed later. Figure 3 shows our wafer-flow process.…”
Section: Mask Fabrication Flow (Wafer-flow Process)mentioning
confidence: 99%
“…For fabrication of single-membrane masks, we adopt a 'wafer-flow process, 9 in which stencil pattern is formed first, and the membrane is formed later. Figure 3 shows our wafer-flow process.…”
Section: Mask Fabrication Flow (Wafer-flow Process)mentioning
confidence: 99%