2022
DOI: 10.1088/2634-4386/ac4fb7
|View full text |Cite
|
Sign up to set email alerts
|

Precision of bit slicing with in-memory computing based on analog phase-change memory crossbars

Abstract: In-memory computing is a promising non-von Neumann approach to perform certain computational tasks efficiently within memory devices by exploiting their physical attributes. However, the computational accuracy achieved with this approach has been rather low, owing to significant inter-device variability and inhomogeneity across an array as well as intra-device variability and randomness from the analog memory devices. Bit slicing, a technique for constructing a high precision processor from several modules of lo… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
8
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
6
2
1

Relationship

1
8

Authors

Journals

citations
Cited by 25 publications
(9 citation statements)
references
References 37 publications
0
8
0
Order By: Relevance
“…5 shows results obtained with one device per polarity in the unit-cell. However, using two devices per polarity can be beneficial because it increases the signal-to-noise ratio (SNR) [8]. When using two devices, we program the first device to either SET or RESET state and run GDP on the other (Fig.…”
Section: Resultsmentioning
confidence: 99%
“…5 shows results obtained with one device per polarity in the unit-cell. However, using two devices per polarity can be beneficial because it increases the signal-to-noise ratio (SNR) [8]. When using two devices, we program the first device to either SET or RESET state and run GDP on the other (Fig.…”
Section: Resultsmentioning
confidence: 99%
“…over time, due to the local recombination of oxygen vacancies and structural relaxation of the material, respectively 36,37 .…”
Section: Filamentary Memristor and Phase-change Memory As Normal Dist...mentioning
confidence: 99%
“…The SNN can be implemented in a resistive crossbar network (RCN) fashion using a memristor composed of CMOS or ferroelectric devices to store synaptic weights [21,24,25,[52][53][54]56]. Multi-level analog weights have been implemented using a memristor [52,53,61]. The SNN model could be mapped directly using the physical characteristics of nano-scale transistors and memristive devices instead of artificial digital emulation, providing significant energy savings compared to the digital implementations [51,58].…”
Section: Mixed Implementationmentioning
confidence: 99%