2018
DOI: 10.1109/tnano.2018.2799872
|View full text |Cite
|
Sign up to set email alerts
|

PRINS: Processing-in-Storage Acceleration of Machine Learning

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
11
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
5
4
1

Relationship

2
8

Authors

Journals

citations
Cited by 34 publications
(11 citation statements)
references
References 45 publications
0
11
0
Order By: Relevance
“…SSD devices have finite endurance, meaning that the total number of writes to the device is fixed [25]. Traditional ISP architectures usually introduce more writes to SSD devices and thus could suffer from the endurance issue [27]. In comparison, the database in INSPIRE remains static in the protocol, and we avoid massive SSD writes by reducing the query size and buffering the query on-chip.…”
Section: Discussionmentioning
confidence: 99%
“…SSD devices have finite endurance, meaning that the total number of writes to the device is fixed [25]. Traditional ISP architectures usually introduce more writes to SSD devices and thus could suffer from the endurance issue [27]. In comparison, the database in INSPIRE remains static in the protocol, and we avoid massive SSD writes by reducing the query size and buffering the query on-chip.…”
Section: Discussionmentioning
confidence: 99%
“…Many ternary and binary NOR-and NAND-based CAM bitcell designs have been proposed in recent years, including both CMOSbased [2, 6, 14, 15, 17, 20ś22, 29, 33, 50, 60, 67, 75, 76] and emergingmemory-based [34,36,62,73,74] solutions. Several CAM designs offer soft-error tolerance using error correction coding (which requires memory redundancy) and replacing the matchline sense amplifier with an analog comparator [41,58].…”
Section: Approximate Search Content-addressable Memorymentioning
confidence: 99%
“…Kaplan et.al. worked on K-means and KNN ML algorithm evaluation for processing-in-storage acceleration of ML (PRINS) [128], a system employing resistive content addressable memory (ReCAM). This architecture functions both as a storage and a massively parallel associative processor.…”
Section: B Algorithms Evaluation On Siliconmentioning
confidence: 99%