2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) 2013
DOI: 10.1109/nanoarch.2013.6623054
|View full text |Cite
|
Sign up to set email alerts
|

Proactive thermal management using memory based computing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
3
0

Year Published

2018
2018
2019
2019

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 16 publications
0
3
0
Order By: Relevance
“…Thermal management became a prominent challenge in fighting the expanding dark, nonactive, silicon areas on chip. Hajimiri et al (2013) proposed thermal-aware computation using proactive memorybased computing to reduce the peak temperature of applications. This technique proactively transfers the instructions with frequent operand pairs to memory.…”
Section: Dynamic Thermal-aware Management Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…Thermal management became a prominent challenge in fighting the expanding dark, nonactive, silicon areas on chip. Hajimiri et al (2013) proposed thermal-aware computation using proactive memorybased computing to reduce the peak temperature of applications. This technique proactively transfers the instructions with frequent operand pairs to memory.…”
Section: Dynamic Thermal-aware Management Methodsmentioning
confidence: 99%
“…. (2005),Ayoub et al (2010),Vassighi and Sachdev (2006),Donald and Martonosi (2005),Coskun et al (2007),Liao et al (2005),Jung and Pedram (2006),,Kanduri et al (2015),Chou et al (2017),Kanduri et al (2018a) Resource allocationBrooks and Martonosi (2001),Skadron et al (2003),Hajimiri et al (2013),Christoforakis et al (2015),Lee et al (2015),Lo et al (2016),Wolf et al (2016),Murray et al (2014) …”
mentioning
confidence: 99%
“…Thermal management became a prominent challenge in dark silicon era [18]. Furthermore, [19] proposes a thermal-aware computation in nano scale technologies. Mechanisms in [20], [21] consider 3-D stacking architectures and the thermal limitations for such chips.…”
Section: B Temperaturementioning
confidence: 99%