Programmable Refractory Period Implementations in a Mixed-Signal Integrate-And-Fire Neuron

Chakraborty, Nishith N.; Rose, Garrett S.; Kao, Min H.

doi:10.1109/iscas48785.2022.9938009

Cited by 5 publications

(2 citation statements)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The STDP circuitry is designed for a HfO 2 -based memristive synapse. The synapse with the STDP circuit is designed to work with an integrate-and-fire (I&F) neuron [25]. It is a mixed-signal design that uses analog current integration, followed by digital spike generation.…”

Section: Stdp Circuitry For the Memristive Synapsementioning

confidence: 99%

See 1 more Smart Citation

Hardware software co-design for leveraging STDP in a memristive neuroprocessor

Chakraborty,

Ameli,

Das

et al. 2024

Neuromorph. Comput. Eng.

View full text Add to dashboard Cite

In neuromorphic computing, different learning mechanisms are being widely adopted to improve the performance of a specific application. Among these techniques, Spike-Timing-Dependent Plasticity (STDP) stands out as one of the most favored. STDP is simply managed by the temporal information of an event, which is biologically inspired. However, most of the prior works on STDP are focused on circuit implementation or software simulation for performance evaluation. Previous works also lack a comparative analysis of the performances of different STDP implementations. This study aims to provide a comprehensive assessment of STDP, centering on the performance across various applications such as classification (static and temporal datasets), control, and reservoir computing. Different applications necessitate distinct STDP configurations to achieve optimal performance with the neuroprocessor. Additionally, this work introduces an Application-Specific Integrated Circuit (ASIC) design of STDP circuitry. The design is based on current-controlled memristive synapse principles and utilizes 65nm CMOS technology from IBM. The detailed presentation includes circuitry specifics, layout, and performance parameters such as energy consumption and design area.

show abstract

Section: Stdp Circuitry For the Memristive Synapsementioning

confidence: 99%

“…The hardware cost consists of the area and power of the synapses and neurons required by the network. The average power consumption of the neuron is 166.70 µW [25], and it takes up an area of 2350 µm 2 [32].…”

Section: Functional Verificationmentioning

confidence: 99%