2020 IEEE 33rd Computer Security Foundations Symposium (CSF) 2020
DOI: 10.1109/csf49147.2020.00026
|View full text |Cite
|
Sign up to set email alerts
|

Provably Secure Isolation for Interruptible Enclaved Execution on Small Microprocessors

Abstract: Computer systems often provide hardware support for isolation mechanisms like privilege levels, virtual memory, or enclaved execution. Over the past years, several successful software-based side-channel attacks have been developed that break, or at least significantly weaken the isolation that these mechanisms offer. Extending a processor with new architectural or micro-architectural features, brings a risk of introducing new such side-channel attacks. This paper studies the problem of extending a processor wi… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
16
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
6
2
1

Relationship

3
6

Authors

Journals

citations
Cited by 19 publications
(16 citation statements)
references
References 34 publications
0
16
0
Order By: Relevance
“…Nevertheless, following a long line of microarchitectural attacks [40,48,53,74,75] abusing interrupts, our study provides strong evidence that interrupts may also amplify deterministic controlled-channel leakage and should be taken into account in the enclaved execution threat model. We advocate architectural changes in the Intel SGX design and further research to rule out interrupt-driven attack surface [19].…”
Section: Discussion and Mitigationsmentioning
confidence: 99%
“…Nevertheless, following a long line of microarchitectural attacks [40,48,53,74,75] abusing interrupts, our study provides strong evidence that interrupts may also amplify deterministic controlled-channel leakage and should be taken into account in the enclaved execution threat model. We advocate architectural changes in the Intel SGX design and further research to rule out interrupt-driven attack surface [19].…”
Section: Discussion and Mitigationsmentioning
confidence: 99%
“…In order to assure that the TCB code is invoked and executed properly, GAROTA hardware implements LTL-s ( 9), (10), and (11). LTL 9 enforces that the only way for TCB's execution to terminate, without causing a reset, is through its last instruction (its only legal exit): PC = TCB max .…”
Section: Garota Sub-propertiesmentioning
confidence: 99%
“…PURE [15] implements provably secure services for software updates, memory erasure, and system-wide resets atop VRASED's RoT. Another recent result [10] formalized, and proved security of, a hardware-assisted mechanism to prevent leakage of secrets through time-based side-channel that can be abused by malware in control of the MCU interrupts. Inline with aforementioned work, GAROTA also formalizes its assumptions along with its goals and implements the first formally verified active RoT design.…”
Section: Related Workmentioning
confidence: 99%
“…This can be seen as a lower-layer instance of the secure compilation problem: a user-level ISA program must be protected against attacks from a more powerful context. Busi et al [43] have very recently studied an instance of this class of problems as a full abstraction problem.…”
Section: Controlled Channel Attacksmentioning
confidence: 99%