2019
DOI: 10.1109/tvlsi.2019.2906471
|View full text |Cite
|
Sign up to set email alerts
|

Providing Integrity in Real-Time Networks-on-Chip

Abstract: Mixed-critical real-time systems must meet strict integrity, resilience and timing constraints, as specified by safety standards. Due to the increasing threat of random hardware faults, efficiently achieving high reliability and dependability calls for cross-layer fault-tolerance solutions. This work introduces the Advanced Integrity Q-service (AIQ), a mechanism to ensure the integrity and predictability of on-Chip communication under random hardware faults. Devised for cross-layer and hierarchical fault-toler… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
5
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(5 citation statements)
references
References 49 publications
(102 reference statements)
0
5
0
Order By: Relevance
“…In IPF systems, the current generation of TAL uses AP or equivalent implementation as a verification hardware [15], accompanying a model transformation from the well-known timed automata (TA)based requirement model to an AP-based model and uses it for verification. In the experiment, TAL with the pacemaker and collision avoidance examples, we achieved 100 % error detection rate using only 3 % of the resources of AP, providing the root cause of the errors.…”
Section: Runtime Verificationmentioning
confidence: 99%
See 4 more Smart Citations
“…In IPF systems, the current generation of TAL uses AP or equivalent implementation as a verification hardware [15], accompanying a model transformation from the well-known timed automata (TA)based requirement model to an AP-based model and uses it for verification. In the experiment, TAL with the pacemaker and collision avoidance examples, we achieved 100 % error detection rate using only 3 % of the resources of AP, providing the root cause of the errors.…”
Section: Runtime Verificationmentioning
confidence: 99%
“…An example is the redundant software execution with hardware-supported error detection [13], where the software can be protected with replication in space or time combined with efficient error detection in hardware. The approach can be additionally coupled with other error detection mechanisms to increase coverage and resilience while ensuring integrity [14]. Nonetheless, the industry still relies on costly hardware modular redundancy approaches, such as diverse dual modular redundancy (DMR) or triple modular redundancy (TMR) with lock-step execution [6].…”
Section: Proactive Self-diagnosismentioning
confidence: 99%
See 3 more Smart Citations