Pushing the Limits of Energy Efficiency for Non-Binary LDPC Decoders on GPUs and FPGAs

Subramaniyan, Srinivasan; Ferraz, Oscar; Ashuthosh, M. R.; Krishna, Santosh; Wang, Guohui; Cavallaro, Joseph R.; Silva, Vítor; Falcão, Gabriel; Purnaprajna, Madhura

doi:10.1109/sips50750.2020.9195258

Cited by 3 publications

(2 citation statements)

References 16 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Later on, the authors in [88] proposed a parallel blocklayered approach to the NB-LDPC decoder, further improving performance and reaching 9.795 Mbps. While the GPUs implementations require a few dozen to several hundreds of Watts (65 to 250 W), the authors in [89], [90] were capable of reaching 2.33 Mbps using an embedded system that requires less than 15 W of power.…”

Section: A Gpumentioning

confidence: 99%

See 1 more Smart Citation

A Survey on High-Throughput Non-Binary LDPC Decoders: ASIC, FPGA, and GPU Architectures

Ferraz

Subramaniyan

Ramesh

et al. 2022

IEEE Commun. Surv. Tutorials

Self Cite

View full text Add to dashboard Cite

Non-binary low-density parity-check (NB-LDPC) codes show higher error-correcting performance than binary low-density parity-check (LDPC) codes when the codeword length is moderate and/or the channel has bursts of errors. The need for high-speed decoders for future digital communications led to the investigation of optimized NB-LDPC decoding algorithms and efficient implementations that target high throughput and low energy consumption levels. We carried out a comprehensive survey of existing NB-LDPC decoding hardware that targets the optimization of these parameters. Even though existing NB-LDPC decoders are optimized with respect to computational complexity and memory requirements, they still lag behind their binary counterparts in terms of throughput, power and area optimization. This study contributes to an overall understanding of the state-of-the-art on application-specific integrated-circuit (ASIC), field-programmable gate array (FPGA) and Manuscript

show abstract

Section: A Gpumentioning

confidence: 99%

“…In [89], [90], the authors show that using HLS can reduce the development effort while maintaining a high performance, reaching 38.7 Mbps.…”

Section: B Fpgamentioning

confidence: 99%