Defects in High-K Gate Dielectric Stacks
DOI: 10.1007/1-4020-4367-8_1
|View full text |Cite
|
Sign up to set email alerts
|

PVD-High-K Gate Dielectrics With Fusi Gate and Influence of Pda Treatment on on-State Drive Current

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

1
2
0

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(3 citation statements)
references
References 4 publications
1
2
0
Order By: Relevance
“…In any case, it should be noted that in addition to the poly depletion, an unknown additional reduction in EOT happens when the poly Si is replaced by NiSi-FUSI gate on SiON. Also the EOT reduction is more remarkable for HfO 2 gate dielectric than for SiON [54]. Although, these discussions related to the PMOS, similar trends are found for NMOS.…”
Section: Eot Dependence On Gate Electrodesupporting
confidence: 73%
See 1 more Smart Citation
“…In any case, it should be noted that in addition to the poly depletion, an unknown additional reduction in EOT happens when the poly Si is replaced by NiSi-FUSI gate on SiON. Also the EOT reduction is more remarkable for HfO 2 gate dielectric than for SiON [54]. Although, these discussions related to the PMOS, similar trends are found for NMOS.…”
Section: Eot Dependence On Gate Electrodesupporting
confidence: 73%
“…4.53, but is focused on the HfO 2 dielectric with/without SiN capping (i.e., FUSI/(SiN)/HfO 2 ). In the case of SiN capped HfO 2 , the EOT of PMOS decreases as well but by 0.5 nm (from 1.8 to 1.3 nm); in contrast, the V th is found to be unchanged, which implies that it is not enough to unpin the Fermi Level Pinning (FLP) by the NiSi-FUSI [54]. For the case without the SiN cap, the EOT is decreased further by 0.7 nm (from 1.8 to 1.1 nm) and the corresponding V th reveals unchanged value indicating NiSi-FUSI is not capable of unpinning the FLP regardless of the SiN capping on top of HfO 2 .…”
Section: Eot Dependence On Gate Electrodementioning
confidence: 70%
“…Undoped NiSi gates show a mid-gap workfunction, as evidenced, for example, from V t shift by ;0.5 V from n þ Si and p þ Si controls (Figure 15). Several techniques have been proposed to adjust the workfunction of FUSI gates toward band edges: 1) pre-doping of polySi gates with common n þ and p þ dopants before gate silicidation [126, 129-132, 135, 140, 141, 144]; 2) changing the composition of FUSI gates, in particular alloying Ni with other elements (for example, Pt or Ge for p-FET shifts and Al for n-FETs) [130,131,133,137,140]; 3) using different silicide phases [21,140,143,144];…”
Section: Figure 13mentioning
confidence: 99%