2011 7th International Conference on Emerging Technologies 2011
DOI: 10.1109/icet.2011.6048485
|View full text |Cite
|
Sign up to set email alerts
|

Quantitative analysis of State-of-the-Art synchronizers: Clock domain crossing perspective

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2014
2014
2018
2018

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 8 publications
(1 citation statement)
references
References 9 publications
0
1
0
Order By: Relevance
“…For clock domain crossing (CDC) paths we do not have to add a literal as we assume that multiple clock domain designs are implemented using asynchronous FIFOs or multi-flop synchronizers [8]. These synchronizers contain minimal or no combinational logic, which would not substantially impact the solving time.…”
Section: A Optimizing Performancementioning
confidence: 99%
“…For clock domain crossing (CDC) paths we do not have to add a literal as we assume that multiple clock domain designs are implemented using asynchronous FIFOs or multi-flop synchronizers [8]. These synchronizers contain minimal or no combinational logic, which would not substantially impact the solving time.…”
Section: A Optimizing Performancementioning
confidence: 99%