2008
DOI: 10.1149/1.2911515
|View full text |Cite
|
Sign up to set email alerts
|

Quantum (5 5 12)Si Nanowire 300K MOSFET

Abstract: A nanowire (NW) device in parallel with a normal nMOSFET is fabricated with a poly-Si planar CMOS process on (5 5 12)Si. With a unit cell of 5.35 nm, this plane has the largest stable atomically flat Si surface. When output current Isd flows from source S to drain D along <110>, the device has 15 positive spikes at integer multiples of 154 mV, all at 300K and zero magnetic field. Ids has only 9 positive and 2 negative spikes. The positive spikes in Isd and Ids are due to parabolic confinement of elongated q-do… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
1
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 17 publications
0
1
0
Order By: Relevance
“…Finally, in Ref. 15 we discuss the effect of a room temperature nanowire device (quantum confined charge) appearing along the channel transistors fabricated on (5 5 12) silicon wafers.…”
mentioning
confidence: 99%
“…Finally, in Ref. 15 we discuss the effect of a room temperature nanowire device (quantum confined charge) appearing along the channel transistors fabricated on (5 5 12) silicon wafers.…”
mentioning
confidence: 99%