Quasi delay insensitive implementation of approximate multiplication

Balasubramanian, P.; Mastorakis, Nikos E.

doi:10.1016/j.asej.2021.10.024

Ain Shams Engineering Journal

2022

DOI: 10.1016/j.asej.2021.10.024

|View full text |Cite

Quasi delay insensitive implementation of approximate multiplication

P. Balasubramanian

Nikos E. Mastorakis

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2023

Publication Types

Select...

Other1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 27 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

A Monotonic Asynchronous Full Adder

Balasubramanian,

Maskell

2023

2023 IEEE 33rd International Conference on Microelectronics (MIEL)

View full text Add to dashboard Cite

This paper presents a new input-output mode asynchronous full adder that is monotonic and early output type. In a monotonic asynchronous circuit, the intermediate outputs and primary outputs experience similar signal transitions as the primary inputs for the application of data and/or spacer. The proposed full adder exhibits monotonicity for processing data and spacer. The full adder employs dual-rail encoding for inputs and outputs and corresponds to return-to-zero handshaking. The early output nature of the proposed full adder could facilitate the production of sum and carry outputs based on the adder inputs without having to wait for the carry input when the spacer is supplied. When incorporated in a ripple carry adder (RCA) structure, the proposed full adder enables reductions in all the design metrics viz. cycle time, area, and total power dissipation compared to existing gate-level asynchronous full adders. Compared to the best of the existing high-speed asynchronous full adders, the proposed full adder enables a 10.4% reduction in cycle time and a 15.8% reduction in area without any power penalty when incorporated in a 32-bit RCA, for implementation using a 28-nm CMOS technology. In terms of power-cycle time product, which is representative of energy, the proposed full adder enables an 11.8% reduction.

show abstract

A Monotonic Asynchronous Full Adder

Balasubramanian,

Maskell

2023

2023 IEEE 33rd International Conference on Microelectronics (MIEL)

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Quasi delay insensitive implementation of approximate multiplication

Cited by 1 publication

References 27 publications

A Monotonic Asynchronous Full Adder

A Monotonic Asynchronous Full Adder

Contact Info

Product

Resources

About